regenerated instruction encodings using parse-opcodes
This commit is contained in:
parent
44419511b7
commit
7b3c34a341
@ -4,12 +4,13 @@ import Node._;
|
||||
|
||||
object Instructions
|
||||
{
|
||||
val UNIMP = Bits("b00000000000000000000000000000000", 32);
|
||||
// automatically generated by parse-opcodes
|
||||
val J = Bits("b?????????????????????????_1100111",32);
|
||||
val JAL = Bits("b?????????????????????????_1101111",32);
|
||||
val JALR_C = Bits("b?????_?????_????????????_000_1101011",32);
|
||||
val JALR_R = Bits("b?????_?????_????????????_001_1101011",32);
|
||||
val JALR_J = Bits("b?????_?????_????????????_010_1101011",32);
|
||||
val RDNPC = Bits("b?????_00000_000000000000_100_1101011",32);
|
||||
val BEQ = Bits("b?????_?????_?????_???????_000_1100011",32);
|
||||
val BNE = Bits("b?????_?????_?????_???????_001_1100011",32);
|
||||
val BLT = Bits("b?????_?????_?????_???????_100_1100011",32);
|
||||
@ -69,50 +70,56 @@ object Instructions
|
||||
val SH = Bits("b?????_?????_?????_???????_001_0100011",32);
|
||||
val SW = Bits("b?????_?????_?????_???????_010_0100011",32);
|
||||
val SD = Bits("b?????_?????_?????_???????_011_0100011",32);
|
||||
val AMOADD_W = Bits("b?????_?????_?????_00000_000_10_1000011", 32);
|
||||
val AMOSWAP_W = Bits("b?????_?????_?????_00000_010_10_1000011", 32);
|
||||
val AMOAND_W = Bits("b?????_?????_?????_00000_100_10_1000011", 32);
|
||||
val AMOOR_W = Bits("b?????_?????_?????_00000_110_10_1000011", 32);
|
||||
val AMOMIN_W = Bits("b?????_?????_?????_00001_000_10_1000011", 32);
|
||||
val AMOMAX_W = Bits("b?????_?????_?????_00001_010_10_1000011", 32);
|
||||
val AMOMINU_W = Bits("b?????_?????_?????_00001_100_10_1000011", 32);
|
||||
val AMOMAXU_W = Bits("b?????_?????_?????_00001_110_10_1000011", 32);
|
||||
val AMOADD_D = Bits("b?????_?????_?????_00000_000_11_1000011", 32);
|
||||
val AMOSWAP_D = Bits("b?????_?????_?????_00000_010_11_1000011", 32);
|
||||
val AMOAND_D = Bits("b?????_?????_?????_00000_100_11_1000011", 32);
|
||||
val AMOOR_D = Bits("b?????_?????_?????_00000_110_11_1000011", 32);
|
||||
val AMOMIN_D = Bits("b?????_?????_?????_00001_000_11_1000011", 32);
|
||||
val AMOMAX_D = Bits("b?????_?????_?????_00001_010_11_1000011", 32);
|
||||
val AMOMINU_D = Bits("b?????_?????_?????_00001_100_11_1000011", 32);
|
||||
val AMOMAXU_D = Bits("b?????_?????_?????_00001_110_11_1000011", 32);
|
||||
val FENCE = Bits("b?????_?????_????????????_010_0101111", 32);
|
||||
val AMOADD_W = Bits("b?????_?????_?????_0000000010_0101011",32);
|
||||
val AMOSWAP_W = Bits("b?????_?????_?????_0000001010_0101011",32);
|
||||
val AMOAND_W = Bits("b?????_?????_?????_0000010010_0101011",32);
|
||||
val AMOOR_W = Bits("b?????_?????_?????_0000011010_0101011",32);
|
||||
val AMOMIN_W = Bits("b?????_?????_?????_0000100010_0101011",32);
|
||||
val AMOMAX_W = Bits("b?????_?????_?????_0000101010_0101011",32);
|
||||
val AMOMINU_W = Bits("b?????_?????_?????_0000110010_0101011",32);
|
||||
val AMOMAXU_W = Bits("b?????_?????_?????_0000111010_0101011",32);
|
||||
val AMOADD_D = Bits("b?????_?????_?????_0000000011_0101011",32);
|
||||
val AMOSWAP_D = Bits("b?????_?????_?????_0000001011_0101011",32);
|
||||
val AMOAND_D = Bits("b?????_?????_?????_0000010011_0101011",32);
|
||||
val AMOOR_D = Bits("b?????_?????_?????_0000011011_0101011",32);
|
||||
val AMOMIN_D = Bits("b?????_?????_?????_0000100011_0101011",32);
|
||||
val AMOMAX_D = Bits("b?????_?????_?????_0000101011_0101011",32);
|
||||
val AMOMINU_D = Bits("b?????_?????_?????_0000110011_0101011",32);
|
||||
val AMOMAXU_D = Bits("b?????_?????_?????_0000111011_0101011",32);
|
||||
val FENCE_I = Bits("b?????_?????_????????????_001_0101111",32);
|
||||
val RDNPC = Bits("b?????_00000_00000_0000000000_0010111", 32);
|
||||
val SYNCI = Bits("b00000_00000_00000_0000000001_0010111", 32);
|
||||
val SYNC = Bits("b00000_00000_00000_0000000010_0010111", 32);
|
||||
val FENCE = Bits("b?????_?????_????????????_010_0101111",32);
|
||||
val SYSCALL = Bits("b00000_00000_00000_0000000000_1110111",32);
|
||||
val BREAK = Bits("b00000_00000_00000_0000000001_1110111",32);
|
||||
val RDCYCLE = Bits("b?????_00000_00000_0000000100_1110111",32);
|
||||
val RDTIME = Bits("b?????_00000_00000_0000001100_1110111",32);
|
||||
val RDINSTRET = Bits("b?????_00000_00000_0000010100_1110111",32);
|
||||
val MOVZ = Bits("b?????_?????_?????_0000000101_1110111",32);
|
||||
val MOVN = Bits("b?????_?????_?????_0000001101_1110111",32);
|
||||
val EI = Bits("b?????_00000_00000_0000000000_1111011",32);
|
||||
val DI = Bits("b?????_00000_00000_0000000001_1111011",32);
|
||||
val MFPCR = Bits("b?????_00000_?????_0000000010_1111011",32);
|
||||
val MTPCR = Bits("b00000_?????_?????_0000000011_1111011",32);
|
||||
val ERET = Bits("b00000_00000_00000_0000000100_1111011",32);
|
||||
val CFLUSH = Bits("b00000_00000_00000_0000000101_1111011",32);
|
||||
// floating point instructions
|
||||
val FMOVZ = Bits("b?????_?????_?????_0000010101_1110111",32);
|
||||
val FMOVN = Bits("b?????_?????_?????_0000011101_1110111",32);
|
||||
val FADD_S = Bits("b?????_?????_?????_00000_???_00_1010011",32);
|
||||
val FSUB_S = Bits("b?????_?????_?????_00001_???_00_1010011",32);
|
||||
val FMUL_S = Bits("b?????_?????_?????_00010_???_00_1010011",32);
|
||||
val FDIV_S = Bits("b?????_?????_?????_00011_???_00_1010011",32);
|
||||
val FSQRT_S = Bits("b?????_?????_00000_00100_???_00_1010011",32);
|
||||
val FSGNJ_S = Bits("b?????_?????_?????_0010111100_1010011", 32);
|
||||
val FSGNJN_S = Bits("b?????_?????_?????_0011011100_1010011", 32);
|
||||
val FSGNJX_S = Bits("b?????_?????_?????_0011111100_1010011", 32);
|
||||
val FSGNJ_S = Bits("b?????_?????_?????_00101_000_00_1010011",32);
|
||||
val FSGNJN_S = Bits("b?????_?????_?????_00110_000_00_1010011",32);
|
||||
val FSGNJX_S = Bits("b?????_?????_?????_00111_000_00_1010011",32);
|
||||
val FADD_D = Bits("b?????_?????_?????_00000_???_01_1010011",32);
|
||||
val FSUB_D = Bits("b?????_?????_?????_00001_???_01_1010011",32);
|
||||
val FMUL_D = Bits("b?????_?????_?????_00010_???_01_1010011",32);
|
||||
val FDIV_D = Bits("b?????_?????_?????_00011_???_01_1010011",32);
|
||||
val FSQRT_D = Bits("b?????_?????_00000_00100_???_01_1010011",32);
|
||||
val FSGNJ_D = Bits("b?????_?????_?????_0010111101_1010011", 32);
|
||||
val FSGNJN_D = Bits("b?????_?????_?????_0011011101_1010011", 32);
|
||||
val FSGNJX_D = Bits("b?????_?????_?????_0011111101_1010011", 32);
|
||||
val FSGNJ_D = Bits("b?????_?????_?????_00101_000_01_1010011",32);
|
||||
val FSGNJN_D = Bits("b?????_?????_?????_00110_000_01_1010011",32);
|
||||
val FSGNJX_D = Bits("b?????_?????_?????_00111_000_01_1010011",32);
|
||||
val FCVT_L_S = Bits("b?????_?????_00000_01000_???_00_1010011",32);
|
||||
val FCVT_LU_S = Bits("b?????_?????_00000_01001_???_00_1010011",32);
|
||||
val FCVT_W_S = Bits("b?????_?????_00000_01010_???_00_1010011",32);
|
||||
@ -127,22 +134,26 @@ object Instructions
|
||||
val FCVT_S_WU = Bits("b?????_?????_00000_01111_???_00_1010011",32);
|
||||
val FCVT_D_L = Bits("b?????_?????_00000_01100_???_01_1010011",32);
|
||||
val FCVT_D_LU = Bits("b?????_?????_00000_01101_???_01_1010011",32);
|
||||
val FCVT_D_W = Bits("b?????_?????_00000_0111011101_1010011", 32);
|
||||
val FCVT_D_WU = Bits("b?????_?????_00000_0111111101_1010011", 32);
|
||||
val FCVT_D_W = Bits("b?????_?????_00000_01110_???_01_1010011",32);
|
||||
val FCVT_D_WU = Bits("b?????_?????_00000_01111_???_01_1010011",32);
|
||||
val FCVT_S_D = Bits("b?????_?????_00000_10001_???_00_1010011",32);
|
||||
val FCVT_D_S = Bits("b?????_?????_00000_10000_???_01_1010011",32);
|
||||
val FEQ_S = Bits("b?????_?????_?????_1010111100_1010011", 32);
|
||||
val FLT_S = Bits("b?????_?????_?????_1011011100_1010011", 32);
|
||||
val FLE_S = Bits("b?????_?????_?????_1011111100_1010011", 32);
|
||||
val FEQ_D = Bits("b?????_?????_?????_1010111101_1010011", 32);
|
||||
val FLT_D = Bits("b?????_?????_?????_1011011101_1010011", 32);
|
||||
val FLE_D = Bits("b?????_?????_?????_1011111101_1010011", 32);
|
||||
val MFTX_S = Bits("b?????_00000_?????_1100011100_1010011", 32);
|
||||
val MFTX_D = Bits("b?????_00000_?????_1100011101_1010011", 32);
|
||||
val MFFSR = Bits("b?????_00000_00000_1101111100_1010011", 32);
|
||||
val MXTF_S = Bits("b?????_?????_00000_1110011100_1010011", 32);
|
||||
val MXTF_D = Bits("b?????_?????_00000_1110011101_1010011", 32);
|
||||
val MTFSR = Bits("b00000_?????_00000_1110111100_1010011", 32);
|
||||
val FEQ_S = Bits("b?????_?????_?????_10101_000_00_1010011",32);
|
||||
val FLT_S = Bits("b?????_?????_?????_10110_000_00_1010011",32);
|
||||
val FLE_S = Bits("b?????_?????_?????_10111_000_00_1010011",32);
|
||||
val FEQ_D = Bits("b?????_?????_?????_10101_000_01_1010011",32);
|
||||
val FLT_D = Bits("b?????_?????_?????_10110_000_01_1010011",32);
|
||||
val FLE_D = Bits("b?????_?????_?????_10111_000_01_1010011",32);
|
||||
val FMIN_S = Bits("b?????_?????_?????_11000_000_00_1010011",32);
|
||||
val FMAX_S = Bits("b?????_?????_?????_11001_000_00_1010011",32);
|
||||
val FMIN_D = Bits("b?????_?????_?????_11000_000_01_1010011",32);
|
||||
val FMAX_D = Bits("b?????_?????_?????_11001_000_01_1010011",32);
|
||||
val MFTX_S = Bits("b?????_00000_?????_11100_000_00_1010011",32);
|
||||
val MFTX_D = Bits("b?????_00000_?????_11100_000_01_1010011",32);
|
||||
val MFFSR = Bits("b?????_00000_00000_11101_000_00_1010011",32);
|
||||
val MXTF_S = Bits("b?????_?????_00000_11110_000_00_1010011",32);
|
||||
val MXTF_D = Bits("b?????_?????_00000_11110_000_01_1010011",32);
|
||||
val MTFSR = Bits("b?????_?????_00000_11111_000_00_1010011",32);
|
||||
val FLW = Bits("b?????_?????_????????????_010_0000111",32);
|
||||
val FLD = Bits("b?????_?????_????????????_011_0000111",32);
|
||||
val FSW = Bits("b?????_?????_?????_???????_010_0100111",32);
|
||||
@ -155,8 +166,87 @@ object Instructions
|
||||
val FMSUB_D = Bits("b?????_?????_?????_?????_???_01_1000111",32);
|
||||
val FNMSUB_D = Bits("b?????_?????_?????_?????_???_01_1001011",32);
|
||||
val FNMADD_D = Bits("b?????_?????_?????_?????_???_01_1001111",32);
|
||||
// vector instructions
|
||||
val FENCE_L_V = Bits("b?????_?????_????????????_100_0101111",32);
|
||||
val FENCE_G_V = Bits("b?????_?????_????????????_101_0101111",32);
|
||||
val FENCE_L_CV = Bits("b?????_?????_????????????_110_0101111",32);
|
||||
val FENCE_G_CV = Bits("b?????_?????_????????????_111_0101111",32);
|
||||
val STOP = Bits("b00000_00000_00000_0000000010_1110111",32);
|
||||
val UTIDX = Bits("b?????_00000_00000_0000000011_1110111",32);
|
||||
val VLD = Bits("b?????_?????_00000_0000000011_0001011",32);
|
||||
val VLW = Bits("b?????_?????_00000_0000000010_0001011",32);
|
||||
val VLWU = Bits("b?????_?????_00000_0000000110_0001011",32);
|
||||
val VLH = Bits("b?????_?????_00000_0000000001_0001011",32);
|
||||
val VLHU = Bits("b?????_?????_00000_0000000101_0001011",32);
|
||||
val VLB = Bits("b?????_?????_00000_0000000000_0001011",32);
|
||||
val VLBU = Bits("b?????_?????_00000_0000000100_0001011",32);
|
||||
val VFLD = Bits("b?????_?????_00000_0000001011_0001011",32);
|
||||
val VFLW = Bits("b?????_?????_00000_0000001010_0001011",32);
|
||||
val VLSTD = Bits("b?????_?????_?????_0000100011_0001011",32);
|
||||
val VLSTW = Bits("b?????_?????_?????_0000100010_0001011",32);
|
||||
val VLSTWU = Bits("b?????_?????_?????_0000100110_0001011",32);
|
||||
val VLSTH = Bits("b?????_?????_?????_0000100001_0001011",32);
|
||||
val VLSTHU = Bits("b?????_?????_?????_0000100101_0001011",32);
|
||||
val VLSTB = Bits("b?????_?????_?????_0000100000_0001011",32);
|
||||
val VLSTBU = Bits("b?????_?????_?????_0000100100_0001011",32);
|
||||
val VFLSTD = Bits("b?????_?????_?????_0000101011_0001011",32);
|
||||
val VFLSTW = Bits("b?????_?????_?????_0000101010_0001011",32);
|
||||
val VLSEGD = Bits("b?????_?????_?????_0001000011_0001011",32);
|
||||
val VLSEGW = Bits("b?????_?????_?????_0001000010_0001011",32);
|
||||
val VLSEGWU = Bits("b?????_?????_?????_0001000110_0001011",32);
|
||||
val VLSEGH = Bits("b?????_?????_?????_0001000001_0001011",32);
|
||||
val VLSEGHU = Bits("b?????_?????_?????_0001000101_0001011",32);
|
||||
val VLSEGB = Bits("b?????_?????_?????_0001000000_0001011",32);
|
||||
val VLSEGBU = Bits("b?????_?????_?????_0001000100_0001011",32);
|
||||
val VFLSEGD = Bits("b?????_?????_?????_0001001011_0001011",32);
|
||||
val VFLSEGW = Bits("b?????_?????_?????_0001001010_0001011",32);
|
||||
val VLSEGSTD = Bits("b?????_?????_?????_?????_100_11_0001011",32);
|
||||
val VLSEGSTW = Bits("b?????_?????_?????_?????_100_10_0001011",32);
|
||||
val VLSEGSTWU = Bits("b?????_?????_?????_?????_101_10_0001011",32);
|
||||
val VLSEGSTH = Bits("b?????_?????_?????_?????_100_01_0001011",32);
|
||||
val VLSEGSTHU = Bits("b?????_?????_?????_?????_101_01_0001011",32);
|
||||
val VLSEGSTB = Bits("b?????_?????_?????_?????_100_00_0001011",32);
|
||||
val VLSEGSTBU = Bits("b?????_?????_?????_?????_101_00_0001011",32);
|
||||
val VFLSEGSTD = Bits("b?????_?????_?????_?????_110_11_0001011",32);
|
||||
val VFLSEGSTW = Bits("b?????_?????_?????_?????_110_10_0001011",32);
|
||||
val VSD = Bits("b?????_?????_00000_0000000011_0001111",32);
|
||||
val VSW = Bits("b?????_?????_00000_0000000010_0001111",32);
|
||||
val VSH = Bits("b?????_?????_00000_0000000001_0001111",32);
|
||||
val VSB = Bits("b?????_?????_00000_0000000000_0001111",32);
|
||||
val VFSD = Bits("b?????_?????_00000_0000001011_0001111",32);
|
||||
val VFSW = Bits("b?????_?????_00000_0000001010_0001111",32);
|
||||
val VSSTD = Bits("b?????_?????_?????_0000100011_0001111",32);
|
||||
val VSSTW = Bits("b?????_?????_?????_0000100010_0001111",32);
|
||||
val VSSTH = Bits("b?????_?????_?????_0000100001_0001111",32);
|
||||
val VSSTB = Bits("b?????_?????_?????_0000100000_0001111",32);
|
||||
val VFSSTD = Bits("b?????_?????_?????_0000101011_0001111",32);
|
||||
val VFSSTW = Bits("b?????_?????_?????_0000101010_0001111",32);
|
||||
val VSSEGD = Bits("b?????_?????_?????_0001000011_0001111",32);
|
||||
val VSSEGW = Bits("b?????_?????_?????_0001000010_0001111",32);
|
||||
val VSSEGH = Bits("b?????_?????_?????_0001000001_0001111",32);
|
||||
val VSSEGB = Bits("b?????_?????_?????_0001000000_0001111",32);
|
||||
val VFSSEGD = Bits("b?????_?????_?????_0001001011_0001111",32);
|
||||
val VFSSEGW = Bits("b?????_?????_?????_0001001010_0001111",32);
|
||||
val VSSEGSTD = Bits("b?????_?????_?????_?????_100_11_0001111",32);
|
||||
val VSSEGSTW = Bits("b?????_?????_?????_?????_100_10_0001111",32);
|
||||
val VSSEGSTH = Bits("b?????_?????_?????_?????_100_01_0001111",32);
|
||||
val VSSEGSTB = Bits("b?????_?????_?????_?????_100_00_0001111",32);
|
||||
val VFSSEGSTD = Bits("b?????_?????_?????_?????_110_11_0001111",32);
|
||||
val VFSSEGSTW = Bits("b?????_?????_?????_?????_110_10_0001111",32);
|
||||
val VMVV = Bits("b?????_?????_00000_0000000000_1110011",32);
|
||||
val VMSV = Bits("b?????_?????_00000_0000010000_1110011",32);
|
||||
val VMST = Bits("b?????_?????_?????_0000100000_1110011",32);
|
||||
val VMTS = Bits("b?????_?????_?????_0000110000_1110011",32);
|
||||
val VFMVV = Bits("b?????_?????_00000_0000000010_1110011",32);
|
||||
val VFMSV = Bits("b?????_?????_00000_0000010010_1110011",32);
|
||||
val VFMST = Bits("b?????_?????_?????_0000100010_1110011",32);
|
||||
val VFMTS = Bits("b?????_?????_?????_0000110010_1110011",32);
|
||||
val VVCFGIVL = Bits("b?????_?????_????????????_001_1110011",32);
|
||||
val VTCFGIVL = Bits("b?????_?????_????????????_011_1110011",32);
|
||||
val VSETVL = Bits("b?????_?????_000000000000_101_1110011",32);
|
||||
val VF = Bits("b00000_?????_????????????_111_1110011",32);
|
||||
|
||||
val NOP = ADDI & Bits("b00000000000000000000001111111111", 32);
|
||||
val CFLUSH = Bits("b00000_00000_00000_0000000101_1111011", 32);
|
||||
}
|
||||
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user