riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

ToAHB: appease AHB VIP

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-03-16 15:17:05 -07:00
parent 963d244094
commit 778c8a5c97
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/tilelink2/ToAHB.scala
View File

@ -68,6 +68,10 @@ class TLToAHB(val aFlow: Boolean = false)(implicit p: Parameters) extends LazyMo
resetState.full := Bool(false) resetState.full := Bool(false)
resetState.send := Bool(false) resetState.send := Bool(false)
resetState.first := Bool(true) resetState.first := Bool(true)
// These are needed to appease AHB VIP:
resetState.hsize := UInt(0)
resetState.hburst:= UInt(0)
resetState.addr := UInt(0)
// The stages of the combinational pipeline // The stages of the combinational pipeline
val reg = RegInit(resetState) val reg = RegInit(resetState)