riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

reduce number of outstanding transactions

Browse Source
This commit is contained in:
Andrew Waterman 2012-07-26 14:51:41 -07:00
parent 9c50621a19
commit 7778802395
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/src/main/scala/consts.scala
View File

@ -195,8 +195,8 @@ object Constants
val COHERENCE_DATA_BITS = (1 << OFFSET_BITS)*8 val COHERENCE_DATA_BITS = (1 << OFFSET_BITS)*8
val TILE_ID_BITS = log2Up(NTILES)+1 val TILE_ID_BITS = log2Up(NTILES)+1
val TILE_XACT_ID_BITS = log2Up(NMSHR)+3 val TILE_XACT_ID_BITS = log2Up(NMSHR)+3
val GLOBAL_XACT_ID_BITS = log2Up(NTILES*NMSHR)+1 val NGLOBAL_XACTS = 8
val NGLOBAL_XACTS = 1 << GLOBAL_XACT_ID_BITS val GLOBAL_XACT_ID_BITS = log2Up(NGLOBAL_XACTS)
val X_INIT_TYPE_MAX_BITS = 2 val X_INIT_TYPE_MAX_BITS = 2
val X_REP_TYPE_MAX_BITS = 3 val X_REP_TYPE_MAX_BITS = 3