riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

PLIC: (undefZero=true) Don't allow addresses to alias

Browse Source 
While the spec is unclear what happens when you access unused registers in the PLIC, for user simplicity turn off register aliasing. If this becomes a performance/area issue we can revisit.
This commit is contained in:
Megan Wachs 2017-07-06 17:57:08 -07:00 committed by GitHub
parent a0cbc376b4
commit 76a1ae667f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/devices/Plic.scala
View File

@ -79,7 +79,7 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
address = Seq(params.address), address = Seq(params.address),
device = device, device = device,
beatBytes = p(XLen)/8, beatBytes = p(XLen)/8,
undefZero = false, undefZero = true,
concurrency = 1) // limiting concurrency handles RAW hazards on claim registers concurrency = 1) // limiting concurrency handles RAW hazards on claim registers
val intnode = IntNexusNode( val intnode = IntNexusNode(