riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Unbreak groundtest

Browse Source
This commit is contained in:
Andrew Waterman committed 2017-04-28 02:10:33 -07:00
1 parent 8fd5ecdff8
commit 7416f2a17e
2 files changed
+1 -2
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/tile/BaseTile.scala
-1
View File
@@ -32,7 +32,6 @@ trait HasTileParameters {
val usingRoCC = !tileParams.rocc.isEmpty
val usingBTB = tileParams.btb.isDefined && tileParams.btb.get.nEntries > 0
val usingPTW = usingVM
val usingBlockingDCache = tileParams.dcache.get.nMSHRs == 0
val usingDataScratchpad = tileParams.dcache.flatMap(_.scratch).isDefined
val hartIdLen = p(MaxHartIdBits)