Added "findBy" function to allow grouping parameters by location (e.g. L1D vs L1I), rather than grouping by field (e.g. NSets vs NWays)
This commit is contained in:
Yunsup Lee
@@ -8,113 +8,121 @@ import rocket._
|
|||||||
import rocket.Util._
|
import rocket.Util._
|
||||||
|
|
||||||
class DefaultConfig extends ChiselConfig {
|
class DefaultConfig extends ChiselConfig {
|
||||||
|
type PF = PartialFunction[Any,Any]
|
||||||
val topDefinitions:World.TopDefs = {
|
val topDefinitions:World.TopDefs = {
|
||||||
(pname,site,here) => pname match {
|
(pname,site,here) => {
|
||||||
//RocketChip Parameters
|
def findBy(sname:Any):Any = here[PF](site[Any](sname))(pname)
|
||||||
case BuildTile => (r:Bool) => {new RocketTile(resetSignal = r)}
|
pname match {
|
||||||
//HTIF Parameters
|
//RocketChip Parameters
|
||||||
case HTIFWidth => Dump("HTIF_WIDTH", 16)
|
case BuildTile => (r:Bool) => {new RocketTile(resetSignal = r)}
|
||||||
case HTIFNSCR => 64
|
//HTIF Parameters
|
||||||
case HTIFOffsetBits => site(CacheBlockOffsetBits)
|
case HTIFWidth => Dump("HTIF_WIDTH", 16)
|
||||||
case HTIFNCores => site(NTiles)
|
case HTIFNSCR => 64
|
||||||
//Memory Parameters
|
case HTIFOffsetBits => site(CacheBlockOffsetBits)
|
||||||
case PAddrBits => 32
|
case HTIFNCores => site(NTiles)
|
||||||
case VAddrBits => 43
|
//Memory Parameters
|
||||||
case PgIdxBits => 13
|
case PAddrBits => 32
|
||||||
case ASIdBits => 7
|
case VAddrBits => 43
|
||||||
case PermBits => 6
|
case PgIdxBits => 13
|
||||||
case PPNBits => site(PAddrBits) - site(PgIdxBits)
|
case ASIdBits => 7
|
||||||
case VPNBits => site(VAddrBits) - site(PgIdxBits)
|
case PermBits => 6
|
||||||
case MIFTagBits => Dump("MEM_TAG_BITS", 5)
|
case PPNBits => site(PAddrBits) - site(PgIdxBits)
|
||||||
case MIFDataBits => Dump("MEM_DATA_BITS", 128)
|
case VPNBits => site(VAddrBits) - site(PgIdxBits)
|
||||||
case MIFAddrBits => Dump("MEM_ADDR_BITS", site(PAddrBits) - site(CacheBlockOffsetBits))
|
case MIFTagBits => Dump("MEM_TAG_BITS", 5)
|
||||||
case MIFDataBeats => site(TLDataBits)/site(MIFDataBits)
|
case MIFDataBits => Dump("MEM_DATA_BITS", 128)
|
||||||
//Params used by all caches
|
case MIFAddrBits => Dump("MEM_ADDR_BITS", site(PAddrBits) - site(CacheBlockOffsetBits))
|
||||||
case ECCCode => None
|
case MIFDataBeats => site(TLDataBits)/site(MIFDataBits)
|
||||||
case WordBits => site(XprLen)
|
//Params used by all caches
|
||||||
case Replacer => () => new RandomReplacement(site(NWays))
|
case NSets => findBy(CacheName)
|
||||||
case BlockOffBits => site(CacheName) match {
|
case NWays => findBy(CacheName)
|
||||||
case "L1I" | "L1D" => log2Up(site(TLDataBits)/8)
|
case RowBits => findBy(CacheName)
|
||||||
case "L2" => 0
|
case BlockOffBits => findBy(CacheName)
|
||||||
|
case ECCCode => None
|
||||||
|
case WordBits => site(XprLen)
|
||||||
|
case Replacer => () => new RandomReplacement(site(NWays))
|
||||||
|
//Cache-Specific Params
|
||||||
|
case "L1I" => {
|
||||||
|
case NSets => 128
|
||||||
|
case NWays => 2
|
||||||
|
case RowBits => 4*site(CoreInstBits)
|
||||||
|
case BlockOffBits => log2Up(site(TLDataBits)/8)
|
||||||
|
}:PF
|
||||||
|
case "L1D" => {
|
||||||
|
case NSets => Knob("L1D_SETS") //128
|
||||||
|
case NWays => Knob("L1D_WAYS") //4
|
||||||
|
case RowBits => 2*site(CoreDataBits)
|
||||||
|
case BlockOffBits => log2Up(site(TLDataBits)/8)
|
||||||
|
}:PF
|
||||||
|
case "L2" => {
|
||||||
|
case NSets => 512
|
||||||
|
case NWays => 8
|
||||||
|
case RowBits => site(TLDataBits)
|
||||||
|
case BlockOffBits => 0
|
||||||
|
}:PF
|
||||||
|
//L1InstCache
|
||||||
|
case NITLBEntries => 8
|
||||||
|
case NBTBEntries => 62
|
||||||
|
case NRAS => 2
|
||||||
|
//L1DataCache
|
||||||
|
case NDTLBEntries => 8
|
||||||
|
case StoreDataQueueDepth => 17
|
||||||
|
case ReplayQueueDepth => 16
|
||||||
|
case NMSHRs => Knob("L1D_MSHRS")
|
||||||
|
case LRSCCycles => 32
|
||||||
|
//L2CacheParams
|
||||||
|
case NReleaseTransactors => Knob("L2_REL_XACTS")
|
||||||
|
case NAcquireTransactors => Knob("L2_ACQ_XACTS")
|
||||||
|
case NClients => site(NTiles) + 1
|
||||||
|
//Tile Constants
|
||||||
|
case BuildRoCC => None
|
||||||
|
case NDCachePorts => 2 + (if(site(BuildRoCC).isEmpty) 0 else 1)
|
||||||
|
case NTilePorts => 2 + (if(site(BuildRoCC).isEmpty) 0 else 1)
|
||||||
|
case NPTWPorts => 2 + (if(site(BuildRoCC).isEmpty) 0 else 3)
|
||||||
|
//Rocket Core Constants
|
||||||
|
case RetireWidth => 1
|
||||||
|
case UseVM => true
|
||||||
|
case FastLoadWord => true
|
||||||
|
case FastLoadByte => false
|
||||||
|
case FastMulDiv => true
|
||||||
|
case XprLen => 64
|
||||||
|
case NMultXpr => 32
|
||||||
|
case BuildFPU => Some(() => Module(new FPU))
|
||||||
|
case SFMALatency => 2
|
||||||
|
case DFMALatency => 3
|
||||||
|
case CoreInstBits => 32
|
||||||
|
case CoreDataBits => site(XprLen)
|
||||||
|
case CoreDCacheReqTagBits => 7 + log2Up(here(NDCachePorts))
|
||||||
|
//Uncore Paramters
|
||||||
|
case LNMasters => site(NBanks)
|
||||||
|
case LNClients => site(NTiles)+1
|
||||||
|
case LNEndpoints => site(LNMasters) + site(LNClients)
|
||||||
|
case TLId => "inner"
|
||||||
|
case TLCoherence => site(Coherence)
|
||||||
|
case TLAddrBits => site(PAddrBits) - site(CacheBlockOffsetBits)
|
||||||
|
case TLMasterXactIdBits => site(TLId) match {
|
||||||
|
case "inner" => log2Up(site(NReleaseTransactors)+site(NAcquireTransactors))
|
||||||
|
case "outer" => 1
|
||||||
|
}
|
||||||
|
case TLClientXactIdBits => site(TLId) match {
|
||||||
|
case "inner" => log2Up(site(NMSHRs))+log2Up(site(NTilePorts))
|
||||||
|
case "outer" => log2Up(site(NReleaseTransactors)+site(NAcquireTransactors))
|
||||||
|
}
|
||||||
|
case TLDataBits => site(CacheBlockBytes)*8
|
||||||
|
case TLWriteMaskBits => 6
|
||||||
|
case TLWordAddrBits => 3
|
||||||
|
case TLAtomicOpBits => 4
|
||||||
|
case NTiles => Knob("NTILES")
|
||||||
|
case NBanks => Knob("NBANKS")
|
||||||
|
case NOutstandingMemReqs => 16 //site(NBanks)*(site(NReleaseTransactors)+site(NAcquireTransactors))
|
||||||
|
case BankIdLSB => 5
|
||||||
|
case CacheBlockBytes => 64
|
||||||
|
case CacheBlockOffsetBits => log2Up(here(CacheBlockBytes))
|
||||||
|
case UseBackupMemoryPort => true
|
||||||
|
case BuildCoherenceMaster => (id: Int) => {
|
||||||
|
Module(new L2CoherenceAgent(id, "inner", "outer"), { case CacheName => "L2" })
|
||||||
|
}
|
||||||
|
case Coherence => new MSICoherence(() => new NullRepresentation)
|
||||||
}
|
}
|
||||||
case NSets => site(CacheName) match {
|
|
||||||
case "L1I" => 128
|
|
||||||
case "L1D" => Knob("L1D_SETS") //128
|
|
||||||
case "L2" => 512
|
|
||||||
}
|
|
||||||
case NWays => site(CacheName) match {
|
|
||||||
case "L1I" => 2
|
|
||||||
case "L1D" => Knob("L1D_WAYS") //4
|
|
||||||
case "L2" => 8
|
|
||||||
}
|
|
||||||
case RowBits => site(CacheName) match {
|
|
||||||
case "L1I" => 4*site(CoreInstBits)
|
|
||||||
case "L1D" => 2*site(CoreDataBits)
|
|
||||||
case "L2" => site(TLDataBits)
|
|
||||||
}
|
|
||||||
//L1InstCache
|
|
||||||
case NITLBEntries => 8
|
|
||||||
case NBTBEntries => 62
|
|
||||||
case NRAS => 2
|
|
||||||
//L1DataCache
|
|
||||||
case NDTLBEntries => 8
|
|
||||||
case StoreDataQueueDepth => 17
|
|
||||||
case ReplayQueueDepth => 16
|
|
||||||
case NMSHRs => Knob("L1D_MSHRS")
|
|
||||||
case LRSCCycles => 32
|
|
||||||
//L2CacheParams
|
|
||||||
case NReleaseTransactors => Knob("L2_REL_XACTS")
|
|
||||||
case NAcquireTransactors => Knob("L2_ACQ_XACTS")
|
|
||||||
case NClients => site(NTiles) + 1
|
|
||||||
//Tile Constants
|
|
||||||
case BuildRoCC => None
|
|
||||||
case NDCachePorts => 2 + (if(site(BuildRoCC).isEmpty) 0 else 1)
|
|
||||||
case NTilePorts => 2 + (if(site(BuildRoCC).isEmpty) 0 else 1)
|
|
||||||
case NPTWPorts => 2 + (if(site(BuildRoCC).isEmpty) 0 else 3)
|
|
||||||
//Rocket Core Constants
|
|
||||||
case RetireWidth => 1
|
|
||||||
case UseVM => true
|
|
||||||
case FastLoadWord => true
|
|
||||||
case FastLoadByte => false
|
|
||||||
case FastMulDiv => true
|
|
||||||
case XprLen => 64
|
|
||||||
case NMultXpr => 32
|
|
||||||
case BuildFPU => Some(() => Module(new FPU))
|
|
||||||
case SFMALatency => 2
|
|
||||||
case DFMALatency => 3
|
|
||||||
case CoreInstBits => 32
|
|
||||||
case CoreDataBits => site(XprLen)
|
|
||||||
case CoreDCacheReqTagBits => 7 + log2Up(here(NDCachePorts))
|
|
||||||
//Uncore Paramters
|
|
||||||
case LNMasters => site(NBanks)
|
|
||||||
case LNClients => site(NTiles)+1
|
|
||||||
case LNEndpoints => site(LNMasters) + site(LNClients)
|
|
||||||
case TLId => "inner"
|
|
||||||
case TLCoherence => site(Coherence)
|
|
||||||
case TLAddrBits => site(PAddrBits) - site(CacheBlockOffsetBits)
|
|
||||||
case TLMasterXactIdBits => site(TLId) match {
|
|
||||||
case "inner" => log2Up(site(NReleaseTransactors)+site(NAcquireTransactors))
|
|
||||||
case "outer" => 1
|
|
||||||
}
|
|
||||||
case TLClientXactIdBits => site(TLId) match {
|
|
||||||
case "inner" => log2Up(site(NMSHRs))+log2Up(site(NTilePorts))
|
|
||||||
case "outer" => log2Up(site(NReleaseTransactors)+site(NAcquireTransactors))
|
|
||||||
}
|
|
||||||
case TLDataBits => site(CacheBlockBytes)*8
|
|
||||||
case TLWriteMaskBits => 6
|
|
||||||
case TLWordAddrBits => 3
|
|
||||||
case TLAtomicOpBits => 4
|
|
||||||
case NTiles => Knob("NTILES")
|
|
||||||
case NBanks => Knob("NBANKS")
|
|
||||||
case NOutstandingMemReqs => 16 //site(NBanks)*(site(NReleaseTransactors)+site(NAcquireTransactors))
|
|
||||||
case BankIdLSB => 5
|
|
||||||
case CacheBlockBytes => 64
|
|
||||||
case CacheBlockOffsetBits => log2Up(here(CacheBlockBytes))
|
|
||||||
case UseBackupMemoryPort => true
|
|
||||||
case BuildCoherenceMaster => (id: Int) => {
|
|
||||||
Module(new L2CoherenceAgent(id, "inner", "outer"), { case CacheName => "L2" })
|
|
||||||
}
|
|
||||||
case Coherence => new MSICoherence(() => new NullRepresentation)
|
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
override val knobValues:Any=>Any = {
|
override val knobValues:Any=>Any = {
|
||||||
|
|||||||
Reference in New Issue
Block a user