riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

disconnect fpu port if no fpu-using RoCC accelerators

Browse Source
This commit is contained in:
Howard Mao 2015-12-01 20:41:58 -08:00
parent dcca0b1d86
commit 73b0263663
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
rocket/src/main/scala/tile.scala
View File

@ -110,4 +110,11 @@ class RocketTile(resetSignal: Bool = null)(implicit p: Parameters) extends Tile(
roccs.flatMap(_.io.dmem) :+ iMemArb.io.out
} else { Seq(icache.io.mem) })
if (!usingRocc || nFPUPorts == 0) {
fpuOpt.foreach { fpu =>
fpu.io.cp_req.valid := Bool(false)
fpu.io.cp_resp.ready := Bool(false)
}
}
}