riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add NASTI to TL converter

Browse Source
This commit is contained in:
Howard Mao 2016-02-10 11:12:39 -08:00
parent 96b77f399c
commit 72a876bfba
3 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
groundtest

@ -1 +1 @@
Subproject commit 5cc2e28f1f8af3fa7cb35b1ba53c667f8f516690
Subproject commit 88843dbfe6014d8c1df999669ecd8f985e660ec3

7
src/main/scala/TestConfigs.scala
View File

@ -98,6 +98,12 @@ class WithDmaStreamTest extends Config(
size = site(StreamLoopbackWidth) / 8)
})
class WithNastiConverterTest extends Config(
(pname, site, here) => pname match {
case BuildGroundTest =>
(id: Int, p: Parameters) => Module(new NastiConverterTest()(p))
})
class GroundTestConfig extends Config(new WithGroundTest ++ new DefaultConfig)
class MemtestConfig extends Config(new WithMemtest ++ new GroundTestConfig)
class MemtestL2Config extends Config(
@ -110,6 +116,7 @@ class CacheRegressionTestConfig extends Config(
new WithCacheRegressionTest ++ new WithL2Cache ++ new GroundTestConfig)
class DmaTestConfig extends Config(new WithDmaTest ++ new WithL2Cache ++ new GroundTestConfig)
class DmaStreamTestConfig extends Config(new WithDmaStreamTest ++ new WithStreamLoopback ++ new WithL2Cache ++ new GroundTestConfig)
class NastiConverterTestConfig extends Config(new WithNastiConverterTest ++ new GroundTestConfig)
class FancyMemtestConfig extends Config(
new With2Cores ++ new With2MemoryChannels ++ new With2BanksPerMemChannel ++

2
uncore

@ -1 +1 @@
Subproject commit dbdc7ddd4c368b06b14799ed76b2069c25a6c313
Subproject commit 9af7cf79a45ddf010a913cea2ad9bfa254174cbe