riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

WIP scala compile and firrtl elaborate; monitor error

Browse Source
This commit is contained in:
Henry Cook committed 2016-11-11 13:07:45 -08:00
1 parent afa1a6d549
commit 71315d5cf5
10 files changed
+136 -158
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocket/rocket.scala
-2
View File
@@ -75,8 +75,6 @@ trait HasCoreParameters extends HasAddrMapParameters {
val vaddrBitsExtended = vpnBitsExtended + pgIdxBits
val coreMaxAddrBits = paddrBits max vaddrBitsExtended
val nCustomMrwCsrs = p(NCustomMRWCSRs)
val nCores = p(NTiles)
val tileId = p(TileId)
// fetchWidth doubled, but coreInstBytes halved, for RVC
val decodeWidth = fetchWidth / (if (usingCompressed) 2 else 1)