riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove splitMetadata option from L1 caches

Browse Source 
This is a property of the specific cache microarchitecture, not actually
an independently tunable knob.
This commit is contained in:
Andrew Waterman
2017-03-30 15:43:38 -07:00
parent c61714a465
commit 70e7e90c02
3 changed files with 4 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tile/L1Cache.scala
View File

@ -15,7 +15,6 @@ trait L1CacheParams {
def nWays: Int
def rowBits: Int
def nTLBEntries: Int
def splitMetadata: Boolean
def ecc: Option[Code]
def blockBytes: Int
}
@ -39,7 +38,6 @@ trait HasL1CacheParameters {
def rowOffBits = log2Up(rowBytes)
def code = cacheParams.ecc.getOrElse(new IdentityCode)
def nTLBEntries = cacheParams.nTLBEntries
def hasSplitMetadata = cacheParams.splitMetadata
def cacheDataBits = p(SharedMemoryTLEdge).bundle.dataBits
def cacheDataBeats = (cacheBlockBytes * 8) / cacheDataBits