riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove reliance on HtifKey

Browse Source
This commit is contained in:
Andrew Waterman 2016-06-23 13:18:42 -07:00
parent 6d43c0a945
commit 6f85056494
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/rocket.scala
View File

@ -59,7 +59,7 @@ trait HasCoreParameters extends HasAddrMapParameters {
val roccCsrs = if (p(BuildRoCC).isEmpty) Nil val roccCsrs = if (p(BuildRoCC).isEmpty) Nil
else p(BuildRoCC).flatMap(_.csrs) else p(BuildRoCC).flatMap(_.csrs)
val nRoccCsrs = p(RoccNCSRs) val nRoccCsrs = p(RoccNCSRs)
val nCores = p(HtifKey).nCores val nCores = p(NTiles)
// Print out log of committed instructions and their writeback values. // Print out log of committed instructions and their writeback values.
// Requires post-processing due to out-of-order writebacks. // Requires post-processing due to out-of-order writebacks.