riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

finally fix all release assertions ... hopefully

Browse Source
This commit is contained in:
Howard Mao 2016-02-29 15:22:24 -08:00
parent 6095e7361e
commit 6d984273b7
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
uncore/src/main/scala/cache.scala
View File

@ -410,10 +410,9 @@ class TSHRFile(implicit p: Parameters) extends L2HellaCacheModule()(p)
tracker.inner.release.bits := io.inner.release.bits
tracker.inner.release.valid := io.inner.release.valid
}
assert(PopCount(releaseReadys) <= UInt(nReleaseTransactors),
assert(!io.inner.release.valid || PopCount(releaseReadys) <= UInt(1),
"At most a single tracker should match for any given Release")
assert(!io.inner.release.valid ||
io.inner.release.bits.isVoluntary() || releaseReadys.orR,
assert(!io.inner.release.valid || io.irel().isVoluntary() || releaseReadys.orR,
"Non-voluntary release should always have a Tracker waiting for it.")
// Wire probe requests and grant reply to clients, finish acks from clients