Fixed emulator Makefile + extra info in the README file
This commit is contained in:
parent
aa3dc422b4
commit
6d49dc51a0
6
README
6
README
@ -26,6 +26,12 @@ BUILDING THE TOOLCHAIN:
|
||||
cd riscv-asmtests-bmarks/riscv-bmarks/
|
||||
make
|
||||
|
||||
To build dramsim2 (tagged version 2.1):
|
||||
|
||||
cd dramsim2/
|
||||
git checkout v2.1
|
||||
make libdramsim.so
|
||||
|
||||
|
||||
BUILDING THE PROJECT:
|
||||
|
||||
|
@ -10,7 +10,7 @@ CXXSRCS := emulator disasm
|
||||
CXXFLAGS := $(CXXFLAGS) -Itestbench -I$(basedir)/chisel/csrc
|
||||
|
||||
DRAMSIM2_PATH := ../dramsim2/
|
||||
CXXFLAGS := $(CXXFLAGS) -I$(DRAMSIM2_PATH) -L$(DRAMSIM2_PATH) -ldramsim
|
||||
CXXFLAGS := $(CXXFLAGS) -I$(DRAMSIM2_PATH) -L$(DRAMSIM2_PATH) -ldramsim -Wl,-rpath=$(DRAMSIM2_PATH)
|
||||
DRAMSIM2_LIB := libdramsim.so
|
||||
|
||||
generated-src/$(MODEL).cpp: $(basedir)/riscv-rocket/src/*.scala $(basedir)/riscv-hwacha/src/*.scala $(basedir)/chisel/src/main/scala/* $(basedir)/uncore/src/*.scala
|
||||
|
Loading…
Reference in New Issue
Block a user