riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

hwacha integration: now it compiles correctly!

Browse Source
This commit is contained in:
Yunsup Lee
2012-02-14 23:34:57 -08:00
parent a51c7cc927
commit 6bdf9dc513
5 changed files with 58 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/consts.scala
View File

@ -177,7 +177,7 @@ object Constants
// external memory interface
val IMEM_TAG_BITS = 1;
val DMEM_TAG_BITS = ceil(log(NMSHR)/log(2)).toInt;
val MEM_TAG_BITS = 1 + max(IMEM_TAG_BITS, DMEM_TAG_BITS);
val MEM_TAG_BITS = 2 + max(IMEM_TAG_BITS, DMEM_TAG_BITS);
val MEM_DATA_BITS = 128;
val REFILL_CYCLES = (1 << OFFSET_BITS)*8/MEM_DATA_BITS;