riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix assembly tests for configurations without VMU and/or user mode

Browse Source
This commit is contained in:
Howard Mao
2016-07-22 11:36:45 -07:00
parent 75347eed56
commit 6a5b2d7f59
5 changed files with 15 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
regression/Makefile
View File

@ -44,7 +44,7 @@ $(error Set SUITE to the regression suite you want to run)
endif
ifeq ($(SUITE),RocketSuite)
CONFIGS=DefaultConfig DefaultL2Config DefaultBufferlessConfig RoccExampleConfig
CONFIGS=DefaultConfig DefaultL2Config DefaultBufferlessConfig TinyConfig RoccExampleConfig
endif
ifeq ($(SUITE),GroundtestSuite)