riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

use named constants to set AXI resp, cache, and prot fields

Browse Source
This commit is contained in:
Howard Mao
2016-09-13 10:47:36 -07:00
parent f95b8c4ec2
commit 646527c88e
5 changed files with 29 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/uncore/converters/Nasti.scala
View File

@ -3,6 +3,7 @@ package uncore.converters
import Chisel._
import junctions._
import util.{ReorderQueue, DecoupledHelper}
import junctions.NastiConstants._
import uncore.tilelink._
import uncore.constants._
import cde.Parameters
@ -234,8 +235,8 @@ class NastiIOTileLinkIOConverter(implicit p: Parameters) extends TLModule()(p)
data = Bits(0))
assert(!gnt_arb.io.in(1).valid || put_id_mapper.io.resp.matches, "NASTI tag error")
assert(!io.nasti.r.valid || io.nasti.r.bits.resp === UInt(0), "NASTI read error")
assert(!io.nasti.b.valid || io.nasti.b.bits.resp === UInt(0), "NASTI write error")
assert(!io.nasti.r.valid || io.nasti.r.bits.resp === RESP_OKAY, "NASTI read error")
assert(!io.nasti.b.valid || io.nasti.b.bits.resp === RESP_OKAY, "NASTI write error")
}
class TileLinkIONastiIOConverter(implicit p: Parameters) extends TLModule()(p)