riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

test_mode_reset: Correct some gender issues. Tie off signals in the test harness

Browse Source
This commit is contained in:
Megan Wachs
2017-09-15 16:36:35 -07:00
parent 6cda4504ac
commit 641a8e7eab
3 changed files with 12 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/util/ResetCatchAndSync.scala
View File

@ -26,7 +26,7 @@ class ResetCatchAndSync (sync: Int = 3) extends Module {
object ResetCatchAndSync {
def apply(clk: Clock, rst: Bool, sync: Int = 3, name: Option[String] = None,
psd: Option[PSDTestMode] =None): Bool = {
psd: Option[PSDTestMode] = None): Bool = {
val catcher = Module (new ResetCatchAndSync(sync))
if (name.isDefined) {catcher.suggestName(name.get)}