riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

test_mode_reset: Correct some gender issues. Tie off signals in the test harness

Browse Source
This commit is contained in:
Megan Wachs
2017-09-15 16:36:35 -07:00
parent 6cda4504ac
commit 641a8e7eab
3 changed files with 12 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/devices/debug/Debug.scala
View File

@ -1067,7 +1067,7 @@ class TLDebugModule(implicit p: Parameters) extends LazyModule {
val dmi = new ClockedDMIIO().flip
val in = node.bundleIn
val debugInterrupts = intnode.bundleOut
val psd = new PSDTestMode()
val psd = new PSDTestMode().asInput
}
dmOuter.module.io.dmi <> io.dmi.dmi
@ -1078,7 +1078,7 @@ class TLDebugModule(implicit p: Parameters) extends LazyModule {
dmInner.module.io.dmactive := dmOuter.module.io.ctrl.dmactive
dmInner.module.io.debugUnavail := io.ctrl.debugUnavail
io.psd <> dmInner.module.io.psd
dmInner.module.io.psd <> io.psd
io.ctrl <> dmOuter.module.io.ctrl