riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Typo: is should be if ? (#786)

Browse Source 
Typo: is should be if ?
This commit is contained in:
Leway Colin 2017-06-08 01:40:13 +08:00 committed by Henry Cook
parent d45fc0d670
commit 60c896b48c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/ahb/SRAM.scala
View File

@ -63,7 +63,7 @@ class AHBRAM(address: AddressSet, executable: Boolean = true, beatBytes: Int = 4
// Use single-ported memory with byte-write enable // Use single-ported memory with byte-write enable
val mem = SeqMem(1 << mask.filter(b=>b).size, Vec(beatBytes, Bits(width = 8))) val mem = SeqMem(1 << mask.filter(b=>b).size, Vec(beatBytes, Bits(width = 8)))
// Decide is the SRAM port is used for reading or (potentially) writing // Decide if the SRAM port is used for reading or (potentially) writing
val read = a_request && !a_write val read = a_request && !a_write
// In case we choose to stall, we need to hold the read data // In case we choose to stall, we need to hold the read data
val d_rdata = mem.readAndHold(a_address, read) val d_rdata = mem.readAndHold(a_address, read)