riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

support memory transaction aborts

Browse Source
This commit is contained in:
Andrew Waterman committed 2012-03-06 00:35:02 -08:00
1 parent 950b5cd900
commit 5f12990dfb
8 files changed
+183 -78
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/consts.scala
+1 -1
View File
@@ -186,7 +186,7 @@ object Constants
val NTILES = 1
val COHERENCE_DATA_BITS = (1 << OFFSET_BITS)*8
val TILE_ID_BITS = 1
val TILE_XACT_ID_BITS = log2up(NMSHR)+2
val TILE_XACT_ID_BITS = log2up(NMSHR)+3
val GLOBAL_XACT_ID_BITS = 4
val NGLOBAL_XACTS = 1 << GLOBAL_XACT_ID_BITS