riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Removed TLBPTWIO from the io.cpu bundle for icache/dcache

Browse Source
This commit is contained in:
Christopher Celio
2015-03-03 16:40:39 -08:00
parent 1e0c16c557
commit 5d07733057
3 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/src/main/scala/tile.scala
View File

@ -31,8 +31,8 @@ class RocketTile(resetSignal: Bool = null) extends Tile(resetSignal) {
dcArb.io.requestor(1) <> core.io.dmem
dcArb.io.mem <> dcache.io.cpu
ptw.io.requestor(0) <> icache.io.cpu.ptw
ptw.io.requestor(1) <> dcache.io.cpu.ptw
ptw.io.requestor(0) <> icache.io.ptw
ptw.io.requestor(1) <> dcache.io.ptw
core.io.host <> io.host
core.io.imem <> icache.io.cpu