riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Merge pull request #32 from ucb-bar/pr-btb-masking

Browse Source 
separate btb response mask from the frontend mask
This commit is contained in:
Andrew Waterman committed 2016-03-26 18:15:14 -07:00
2 parents ed280fb3de f526d380fd
commit 5ce3527b88
2 files changed
+3 -3
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/frontend.scala
+1 -1
View File
@@ -131,7 +131,7 @@ class Frontend(implicit p: Parameters) extends CoreModule()(p) with HasL1CachePa
val all_ones = UInt((1 << (fetchWidth+1))-1)
val msk_pc = if (fetchWidth == 1) all_ones else all_ones << s2_pc(log2Up(fetchWidth) -1+2,2)
io.cpu.resp.bits.mask := Mux(s2_btb_resp_valid, msk_pc & s2_btb_resp_bits.mask, msk_pc)
io.cpu.resp.bits.mask := msk_pc
io.cpu.resp.bits.xcpt_if := s2_xcpt_if
io.cpu.btb_resp.valid := s2_btb_resp_valid