riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

new tilelink arbiter type

Browse Source
This commit is contained in:
Henry Cook 2013-07-09 15:31:39 -07:00
parent 7cc53c7725
commit 5c00d0a030
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/tile.scala
View File

@ -40,7 +40,7 @@ class Tile(resetSignal: Bool = null)(confIn: RocketConfiguration) extends Compon
val icache = new Frontend()(confIn.icache, lnConf)
val dcache = new HellaCache
val arbiter = new UncachedTileLinkIOArbiter(memPorts, confIn.dcache.co)
val arbiter = new UncachedTileLinkIOArbiterThatAppendsArbiterId(memPorts, confIn.dcache.co)
arbiter.io.in(dcachePortId) <> dcache.io.mem
arbiter.io.in(icachePortId) <> icache.io.mem