riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

RegFieldDesc: fix the output produced for undescribed registers

Browse Source
This commit is contained in:
Megan Wachs
2018-02-16 10:24:12 -08:00
parent cf7cd03d64
commit 5affd3bec2
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/RegisterRouter.scala
View File

@@ -88,7 +88,7 @@ case class TLRegisterNode(
val regDescs = mapping.flatMap { case (offset, seq) =>
var currentBitOffset = 0
seq.zipWithIndex.map { case (f, i) => {
val tmp = (f.desc.map{ _.name}.getOrElse(s"unnamedRegField${i}") -> (
val tmp = (f.desc.map{ _.name}.getOrElse(s"unnamedRegField${offset.toHexString}_${currentBitOffset}") -> (
("byteOffset" -> s"0x${offset.toHexString}") ~
("bitOffset" -> currentBitOffset) ~
("bitWidth" -> f.width) ~