riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

some modifications to AccumulatorExample

Browse Source
This commit is contained in:
Howard Mao
2015-11-25 14:04:28 -08:00
parent e203b8b378
commit 58b0a86834
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
rocket/src/main/scala/rocc.scala
View File

@@ -56,12 +56,12 @@ abstract class RoCC(implicit p: Parameters) extends CoreModule()(p) {
} }
class AccumulatorExample(n: Int = 4)(implicit p: Parameters) extends RoCC()(p) { class AccumulatorExample(n: Int = 4)(implicit p: Parameters) extends RoCC()(p) {
val regfile = Mem(UInt(width = xLen), n) val regfile = Mem(n, UInt(width = xLen))
val busy = Reg(init=Vec(Bool(false), n)) val busy = Reg(init = Vec.fill(n){Bool(false)})
val cmd = Queue(io.cmd) val cmd = Queue(io.cmd)
val funct = cmd.bits.inst.funct val funct = cmd.bits.inst.funct
val addr = cmd.bits.inst.rs2(log2Up(n)-1,0) val addr = cmd.bits.rs2(log2Up(n)-1,0)
val doWrite = funct === UInt(0) val doWrite = funct === UInt(0)
val doRead = funct === UInt(1) val doRead = funct === UInt(1)
val doLoad = funct === UInt(2) val doLoad = funct === UInt(2)