riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Chisel3 compatibility potpourri

Browse Source
This commit is contained in:
Andrew Waterman committed 2015-07-30 23:53:02 -07:00
1 parent db7258f887
commit 57930e8a26
5 files changed
+5 -5
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/tlb.scala
+1 -1
View File
@@ -158,7 +158,7 @@ class TLB extends TLBModule {
val vm_enabled = io.ptw.status.vm(3) && priv_uses_vm
val bad_va = io.req.bits.vpn(vpnBits) != io.req.bits.vpn(vpnBits-1)
// it's only a store hit if the dirty bit is set
val tag_hits = tag_cam.io.hits & (dirty_array.toBits | ~(io.req.bits.store.toSInt & w_array))
val tag_hits = tag_cam.io.hits & (dirty_array.toBits | ~Mux(io.req.bits.store, w_array, UInt(0)))
val tag_hit = tag_hits.orR
val tlb_hit = vm_enabled && tag_hit
val tlb_miss = vm_enabled && !tag_hit && !bad_va