riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Make UnitTestCoreplex cope with an external MMIO network

Browse Source
This commit is contained in:
Andrew Waterman 2016-09-14 12:18:55 -07:00
parent 2572cd3f7c
commit 565444c40e
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/coreplex/UnitTest.scala
View File

@ -7,10 +7,14 @@ import uncore.tilelink.TLId
import cde.Parameters import cde.Parameters
class UnitTestCoreplex(tp: Parameters, tc: CoreplexConfig) extends Coreplex()(tp, tc) { class UnitTestCoreplex(tp: Parameters, tc: CoreplexConfig) extends Coreplex()(tp, tc) {
require(!tc.hasExtMMIOPort)
require(tc.nSlaves == 0) require(tc.nSlaves == 0)
require(tc.nMemChannels == 0) require(tc.nMemChannels == 0)
io.master.mmio.foreach { port =>
port.acquire.valid := Bool(false)
port.grant.ready := Bool(false)
}
io.debug.req.ready := Bool(false) io.debug.req.ready := Bool(false)
io.debug.resp.valid := Bool(false) io.debug.resp.valid := Bool(false)