riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Chisel3 compatibility: use >>Int instead of >>UInt

Browse Source
This commit is contained in:
Andrew Waterman committed 2015-08-05 15:29:03 -07:00
1 parent fb5524372d
commit 546205b174
6 files changed
+9 -9
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/fpu.scala
+1 -1
View File
@@ -215,7 +215,7 @@ class FPToInt extends Module
dcmp.io.a := in.in1
dcmp.io.b := in.in2
val dcmp_out = (~in.rm & Cat(dcmp.io.a_lt_b, dcmp.io.a_eq_b)).orR
val dcmp_exc = (~in.rm & Cat(dcmp.io.a_lt_b_invalid, dcmp.io.a_eq_b_invalid)).orR << UInt(4)
val dcmp_exc = (~in.rm & Cat(dcmp.io.a_lt_b_invalid, dcmp.io.a_eq_b_invalid)).orR << 4
val d2i = hardfloat.recodedFloatNToAny(in.in1, in.rm, in.typ ^ 1, 52, 12, 64)