riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

New metadata result trait

Browse Source
This commit is contained in:
Henry Cook 2014-04-26 19:08:56 -07:00
parent 1b156c6db9
commit 519b2ea2b6
1 changed files with 2 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
rocket/src/main/scala/nbdcache.scala
View File

@ -85,11 +85,8 @@ class LoadGen(typ: Bits, addr: Bits, dat: Bits, zero: Bool)
val byte = Cat(Mux(zero || t.byte, Fill(56, sign && byteShift(7)), half(63,8)), byteShift) val byte = Cat(Mux(zero || t.byte, Fill(56, sign && byteShift(7)), half(63,8)), byteShift)
} }
class MSHRReq(implicit conf: DCacheConfig) extends HellaCacheReq { class MSHRReq(implicit val cacheconf: DCacheConfig) extends HellaCacheReq
val tag_match = Bool() with InternalRequestState
val old_meta = new MetaData
val way_en = Bits(width = conf.ways)
}
class Replay(implicit conf: DCacheConfig) extends HellaCacheReq { class Replay(implicit conf: DCacheConfig) extends HellaCacheReq {
val sdq_id = UInt(width = log2Up(conf.nsdq)) val sdq_id = UInt(width = log2Up(conf.nsdq))