riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make sure to hook up finish in ClientTileLinkEnqueuer

Browse Source
This commit is contained in:
Howard Mao
2016-05-18 13:13:34 -07:00
parent f138819992
commit 4f84d8f757
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/src/main/scala/tilelink.scala
View File

@@ -987,6 +987,7 @@ class ClientTileLinkEnqueuer(depths: TileLinkDepths)(implicit p: Parameters) ext
io.inner.probe <> (if(depths.prb > 0) Queue(io.outer.probe, depths.prb) else io.outer.probe)
io.outer.release <> (if(depths.rel > 0) Queue(io.inner.release, depths.rel) else io.inner.release)
io.inner.grant <> (if(depths.gnt > 0) Queue(io.outer.grant, depths.gnt) else io.outer.grant)
io.outer.finish <> (if(depths.fin > 0) Queue(io.inner.finish, depths.fin) else io.inner.finish)
}
object ClientTileLinkEnqueuer {