riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

More accurate conditional include of generated .d make fragment (#222)

Browse Source
This commit is contained in:
Ben Keller 2016-08-25 14:42:04 -07:00 committed by Henry Cook
parent 8ff739d3fa
commit 4f388add67
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
emulator/Makefile
View File

@ -35,7 +35,7 @@ test:
# Run assembly tests and benchmarks
#--------------------------------------------------------------------
ifneq ($(MAKECMDGOALS),clean)
ifneq ($(filter run% %.run %.out %.vpd %.vcd,$(MAKECMDGOALS)),)
-include $(generated_dir)/$(MODEL).$(CONFIG).d
endif

2
vsim/Makefile
View File

@ -21,7 +21,7 @@ TB ?= TestDriver
include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag
ifneq ($(MAKECMDGOALS),clean)
ifneq ($(filter run% %.run %.out %.vpd %.vcd,$(MAKECMDGOALS)),)
-include $(generated_dir)/$(MODEL).$(CONFIG).d
endif
include $(base_dir)/vsim/Makefrag-verilog