riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

add memtest config for testing memory channel mux

Browse Source
This commit is contained in:
Howard Mao committed 2016-03-31 18:41:56 -07:00
1 parent 5a74a9b1e7
commit 4f06a5ff6b
2 files changed
+5 -1
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/TestConfigs.scala
+4
View File
@@ -144,3 +144,7 @@ class TraceGenConfig extends Config(new With2Cores ++ new WithL2Cache ++ new Wit
class FancyMemtestConfig extends Config(
new With2Cores ++ new With2MemoryChannels ++ new With2BanksPerMemChannel ++
new WithMemtest ++ new WithL2Cache ++ new GroundTestConfig)
class MemoryMuxMemtestConfig extends Config(
new With2MemoryChannels ++ new WithOneOrMaxChannels ++
new WithMemtest ++ new GroundTestConfig)