riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fold uncore constants into TileLinkConfiguration, update coherence API

Browse Source
This commit is contained in:
Henry Cook
2013-08-02 14:54:16 -07:00
parent bef6c1db35
commit 4eaab214d2
7 changed files with 67 additions and 57 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/core.scala
View File

@ -7,7 +7,7 @@ import Util._
class RocketIO(implicit conf: RocketConfiguration) extends Bundle
{
val host = new HTIFIO(conf.lnConf.nClients)
val host = new HTIFIO(conf.tl.ln.nClients)
val imem = new CPUFrontendIO()(conf.icache)
val vimem = new CPUFrontendIO()(conf.icache)
val dmem = new HellaCacheIO()(conf.dcache)