riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

revamp vector yet again with new D$

Browse Source
This commit is contained in:
Yunsup Lee 2012-11-18 03:14:22 -08:00
parent 7bcf59a18f
commit 4d73e6e38a
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
riscv-rocket

@ -1 +1 @@
Subproject commit 238b637fb2bad9da4c935993dc937523fdf5938b Subproject commit b8858dc32c0efd20f94a717f49930f62b565ab1c

2
src/main/scala/RocketChip.scala
View File

@ -211,7 +211,7 @@ class Top extends Component {
val dc = DCacheConfig(128, 4, co, val dc = DCacheConfig(128, 4, co,
nmshr = 2, nrpq = 16, nsdq = 17) nmshr = 2, nrpq = 16, nsdq = 17)
val rc = RocketConfiguration(NTILES, co, ic, dc, val rc = RocketConfiguration(NTILES, co, ic, dc,
fpu = true, vec = false) fpu = true, vec = true)
val tile = new Tile(resetSignal = hl.reset)(rc) val tile = new Tile(resetSignal = hl.reset)(rc)
tile.io.host.reset := Reg(Reg(hl.reset)) tile.io.host.reset := Reg(Reg(hl.reset))

2
uncore

@ -1 +1 @@
Subproject commit 904c136aa9d80b433ed16067d05124cabed933c1 Subproject commit 80cdd7deedc148852173aed1155484ae2146bb66