riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

AsyncCrossing: disambiguate the file name

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-01-26 14:32:27 -08:00
parent 5cf4b0632d
commit 4b70386393
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/unittest/Configs.scala
View File

@ -30,7 +30,7 @@ class WithTLSimpleUnitTests extends Config((site, here, up) => {
Module(new uncore.tilelink2.TLRAMSimpleTest(16)),
Module(new uncore.tilelink2.TLRR0Test),
Module(new uncore.tilelink2.TLRR1Test),
Module(new uncore.tilelink2.TLRAMCrossingTest) ) }
Module(new uncore.tilelink2.TLRAMAsyncCrossingTest) ) }
})
class WithTLWidthUnitTests extends Config((site, here, up) => {