riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Fix MMIO bug: replay_next wasn't set

Browse Source
This commit is contained in:
Andrew Waterman committed 2016-05-13 17:59:53 -07:00
1 parent 742c05d6a7
commit 4aef567a80
3 files changed
+9 -7
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/rocket.scala
+1 -1
View File
@@ -352,7 +352,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p) {
(mem_reg_valid && mem_ctrl.mem && io.dmem.xcpt.pf.st, UInt(Causes.fault_store)),
(mem_reg_valid && mem_ctrl.mem && io.dmem.xcpt.pf.ld, UInt(Causes.fault_load))))
val dcache_kill_mem = mem_reg_valid && mem_ctrl.wxd && io.dmem.replay_next.valid // structural hazard on writeback port
val dcache_kill_mem = mem_reg_valid && mem_ctrl.wxd && io.dmem.replay_next // structural hazard on writeback port
val fpu_kill_mem = mem_reg_valid && mem_ctrl.fp && io.fpu.nack_mem
val replay_mem = dcache_kill_mem || mem_reg_replay || fpu_kill_mem
val killm_common = dcache_kill_mem || take_pc_wb || mem_reg_xcpt || !mem_reg_valid