riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

TileLinkNarrower should do nothing if interfaces are the same width

Browse Source
This commit is contained in:
Howard Mao 2015-10-13 13:28:47 -07:00
parent 83df05cb6a
commit 47da284e56
1 changed files with 77 additions and 75 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/tilelink.scala
View File

@ -1488,6 +1488,7 @@ class TileLinkIONarrower(factor: Int) extends TLModule {
val out = Bundle(new ClientUncachedTileLinkIO)(outerParams) val out = Bundle(new ClientUncachedTileLinkIO)(outerParams)
} }
if (factor > 1) {
val iacq = io.in.acquire.bits val iacq = io.in.acquire.bits
val ognt = io.out.grant.bits val ognt = io.out.grant.bits
@ -1572,4 +1573,5 @@ class TileLinkIONarrower(factor: Int) extends TLModule {
ignt_ctr.inc() ignt_ctr.inc()
sending_get := Bool(false) sending_get := Bool(false)
} }
} else { io.out <> io.in }
} }