riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: more helpful requirement message

This commit is contained in:
Megan Wachs 2017-03-27 21:05:05 -07:00
parent 0c3d85b52b
commit 43804726ac
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Parameters.scala
View File

@ -56,7 +56,7 @@ case class TLManagerParameters(
// The device had better not support a transfer larger than it's alignment
val minAlignment = address.map(_.alignment).min
require (minAlignment >= maxTransfer)
require (minAlignment >= maxTransfer, "minAlignment (" + minAlignment + ") must be >= maxTransfer (" + maxTransfer + ")")
def toResource: ResourceAddress = {
ResourceAddress(address,