riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix missing "otherwise" in PCR file

Browse Source 
this fixes timer interrupts for VLSI backend.
This commit is contained in:
Andrew Waterman 2012-01-26 19:33:55 -08:00
parent 97c379f1d7
commit 41855a6d47
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/src/main/scala/dpath_util.scala
View File

@ -178,7 +178,9 @@ class rocketDpathPCR extends Component
when (io.w.addr === PCR_PTBR) { reg_ptbr <== Cat(io.w.data(PADDR_BITS-1, PGIDX_BITS), Bits(0, PGIDX_BITS)).toUFix; }
}
reg_count <== reg_count + UFix(1);
otherwise {
reg_count <== reg_count + UFix(1);
}
when (reg_count === reg_compare) {
r_irq_timer <== Bool(true);
}