riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

clean up mul/div interface; use VU mul if HAVE_VEC

Browse Source
This commit is contained in:
Andrew Waterman committed 2012-02-24 19:22:35 -08:00
1 parent b3a3289d34
commit 4121fb178c
7 files changed
+192 -157
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/consts.scala
+3 -3
View File
@@ -37,9 +37,9 @@ object Constants
val MUL_X = UFix(0, 2);
val MUL_LO = UFix(0, 2);
val MUL_HU = UFix(1, 2);
val MUL_HS = UFix(2, 2);
val MUL_HSU = UFix(3, 2);
val MUL_H = UFix(1, 2);
val MUL_HSU = UFix(2, 2);
val MUL_HU = UFix(3, 2);
val DIV_X = UFix(0, 2);
val DIV_D = UFix(0, 2);