riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix TL -> Nasti converter w id

Browse Source
This commit is contained in:
Howard Mao 2016-08-09 15:05:46 -07:00
parent 2906c75167
commit 405294167f
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
uncore/src/main/scala/converters/Nasti.scala
View File

@ -108,7 +108,8 @@ class NastiIOTileLinkIOConverter(implicit p: Parameters) extends TLModule()(p)
get_id_ready) get_id_ready)
val w_inflight = Reg(init = Bool(false)) val w_inflight = Reg(init = Bool(false))
val w_id = Reg(init = UInt(0, nastiXIdBits)) val w_id_reg = Reg(init = UInt(0, nastiXIdBits))
val w_id = Mux(w_inflight, w_id_reg, put_id_mapper.io.req.out_id)
// For Put/PutBlock, make sure aw and w channel are both ready before // For Put/PutBlock, make sure aw and w channel are both ready before
// we send the first beat // we send the first beat
@ -191,7 +192,7 @@ class NastiIOTileLinkIOConverter(implicit p: Parameters) extends TLModule()(p)
when (!w_inflight && io.tl.acquire.fire() && is_multibeat) { when (!w_inflight && io.tl.acquire.fire() && is_multibeat) {
w_inflight := Bool(true) w_inflight := Bool(true)
w_id := put_id_mapper.io.req.out_id w_id_reg := w_id
} }
when (w_inflight) { when (w_inflight) {