riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

ReorderQueue uses Vec of Bools instead of Bits for roq_free

Browse Source
This commit is contained in:
Howard Mao 2015-09-24 17:43:53 -07:00
parent 83740dfaa5
commit 3ff830e118
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
uncore/src/main/scala/tilelink.scala
View File

@ -1261,14 +1261,14 @@ class ReorderQueue[T <: Data](dType: T, tagWidth: Int, size: Int)
val full = Bool(OUTPUT) val full = Bool(OUTPUT)
} }
val roq_data = Reg(Vec(dType.cloneType, size)) val roq_data = Reg(Vec(dType.cloneType, size))
val roq_tags = Reg(Vec(UInt(width = tagWidth), size)) val roq_tags = Reg(Vec(UInt(width = tagWidth), size))
val roq_free = Reg(init = Fill(size, Bits(1, 1))) val roq_free = Reg(init = Vec(size, Bool(true)))
val roq_enq_addr = PriorityEncoder(roq_free) val roq_enq_addr = PriorityEncoder(roq_free)
val roq_deq_addr = PriorityEncoder(roq_tags.map(_ === io.deq.tag)) val roq_deq_addr = PriorityEncoder(roq_tags.map(_ === io.deq.tag))
io.enq.ready := roq_free.orR io.enq.ready := roq_free.reduce(_ || _)
io.deq.data := roq_data(roq_deq_addr) io.deq.data := roq_data(roq_deq_addr)
when (io.enq.valid && io.enq.ready) { when (io.enq.valid && io.enq.ready) {