riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: provide coherence managers with geometry information

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-01-22 11:06:20 -08:00
committed by Henry Cook
parent d4b3a0f0be
commit 3fc55298ef
3 changed files with 8 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/Configs.scala
View File

@ -143,7 +143,7 @@ class WithBufferlessBroadcastHub extends Config((site, here, up) => {
* DO NOT use this configuration.
*/
class WithStatelessBridge extends Config((site, here, up) => {
case BankedL2Config => up(BankedL2Config, site).copy(coherenceManager = { case q =>
case BankedL2Config => up(BankedL2Config, site).copy(coherenceManager = { case (q, _, _) =>
implicit val p = q
val cork = LazyModule(new TLCacheCork(unsafe = true))
(cork.node, TLWidthWidget(p(L1toL2Config).beatBytes)(cork.node))