riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: provide coherence managers with geometry information

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-01-22 11:06:20 -08:00
committed by Henry Cook
parent d4b3a0f0be
commit 3fc55298ef
3 changed files with 8 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/coreplex/BaseCoreplex.scala
View File

@ -22,10 +22,11 @@ case class BroadcastConfig(
case object BroadcastConfig extends Field[BroadcastConfig]
/** L2 memory subsystem configuration */
case class BankedL2Geometry(bank: Int, banks: Int, channel: Int, channels: Int)
case class BankedL2Config(
nMemoryChannels: Int = 1,
nBanksPerChannel: Int = 1,
coherenceManager: Parameters => (TLInwardNode, TLOutwardNode) = { case q =>
coherenceManager: (Parameters, CoreplexNetwork, BankedL2Geometry) => (TLInwardNode, TLOutwardNode) = { case (q, _, _) =>
implicit val p = q
val BroadcastConfig(nTrackers, bufferless) = p(BroadcastConfig)
val bh = LazyModule(new TLBroadcast(p(CacheBlockBytes), nTrackers, bufferless))