riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Make blocking L1 D$ the default

Browse Source 
The nonblocking cache is overdesigned for most Rocket-class cores, so
the blocking cache is the more appropriate default.
This commit is contained in:
Andrew Waterman committed 2017-03-24 16:39:52 -07:00
1 parent 487b8db5ef
commit 3ea822c2cf
2 files changed
+4 -4
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocketchip/Configs.scala
+1 -1
View File
@@ -46,7 +46,7 @@ class BasePlatformConfig extends Config((site, here, up) => {
/** Actual elaboratable target Configs */
class BaseConfig extends Config(new BaseCoreplexConfig ++ new BasePlatformConfig)
class DefaultConfig extends Config(new WithBlockingL1 ++ new WithNBigCores(1) ++ new BaseConfig)
class DefaultConfig extends Config(new WithNBigCores(1) ++ new BaseConfig)
class DefaultL2Config extends Config(new WithL2Cache ++ new WithNBigCores(1) ++ new BaseConfig)
class DefaultBufferlessConfig extends Config(