riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

moved ecc lib to uncore, l2 checks for partial write masks when ecc is enabled

Browse Source
This commit is contained in:
Henry Cook
2015-04-03 17:24:44 -07:00
parent 9708d25dff
commit 3cf1778c92
4 changed files with 171 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
uncore/src/main/scala/uncore.scala
View File

@ -132,8 +132,10 @@ class HierarchicalXactTrackerIO extends HierarchicalTLIO with HasTrackerConflict
abstract class XactTracker extends CoherenceAgentModule
with HasDataBeatCounters {
def addPendingBitWhenBeat[T <: HasBeat](inc: Bool, in: T): UInt = Fill(in.tlDataBeats, inc) & UIntToOH(in.addr_beat)
def dropPendingBitWhenBeat[T <: HasBeat](dec: Bool, in: T): UInt = ~Fill(in.tlDataBeats, dec) | ~UIntToOH(in.addr_beat)
def addPendingBitWhenBeat[T <: HasBeat](inc: Bool, in: T): UInt =
Fill(in.tlDataBeats, inc) & UIntToOH(in.addr_beat)
def dropPendingBitWhenBeat[T <: HasBeat](dec: Bool, in: T): UInt =
~Fill(in.tlDataBeats, dec) | ~UIntToOH(in.addr_beat)
def addPendingBitWhenBeatHasData[T <: Data : TypeTag](in: DecoupledIO[T]): UInt = {
in.bits match {