riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Mix in trait to connect global_reset_vector

Browse Source
This commit is contained in:
Andrew Waterman
2017-07-25 11:57:58 -07:00
parent c9e467a668
commit 3ced04b70a
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/system/ExampleRocketSystem.scala
View File

@@ -24,3 +24,4 @@ class ExampleRocketSystemModule[+L <: ExampleRocketSystem](_outer: L) extends Ro
with HasMasterAXI4MemPortModuleImp
with HasMasterAXI4MMIOPortModuleImp
with HasSlaveAXI4PortModuleImp
with HasPeripheryBootROMModuleImp