riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

debug: correctly declare reg_debugint

Browse Source
This commit is contained in:
Megan Wachs 2017-06-27 13:38:02 -07:00
parent 56839b2c62
commit 3b9550ede3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/CSR.scala
View File

@ -212,6 +212,7 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
reset_dcsr.xdebugver := 1 reset_dcsr.xdebugver := 1
reset_dcsr.prv := PRV.M reset_dcsr.prv := PRV.M
val reg_dcsr = Reg(init=reset_dcsr) val reg_dcsr = Reg(init=reset_dcsr)
val reg_debugint = RegInit(Bool(false), next = io.interrupts.debug)
val (supported_interrupts, delegable_interrupts) = { val (supported_interrupts, delegable_interrupts) = {
val sup = Wire(new MIP) val sup = Wire(new MIP)
@ -719,7 +720,6 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
reg_mip.mtip := io.interrupts.mtip reg_mip.mtip := io.interrupts.mtip
reg_mip.msip := io.interrupts.msip reg_mip.msip := io.interrupts.msip
reg_mip.meip := io.interrupts.meip reg_mip.meip := io.interrupts.meip
reg_debugint := RegInit(Bool(false), next = io.interrupts.debug)
if (!usingVM) { if (!usingVM) {
reg_mideleg := 0 reg_mideleg := 0