riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

bugfix in uncached TL to TL convertors

Browse Source
This commit is contained in:
Yunsup Lee 2015-03-12 16:33:35 -07:00
parent 8181262419
commit 3a78ca210d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/tilelink.scala
View File

@ -443,7 +443,7 @@ class TileLinkIOWrapper extends TLModule {
io.out.acquire <> io.in.acquire io.out.acquire <> io.in.acquire
io.out.grant <> io.in.grant io.out.grant <> io.in.grant
io.out.finish <> io.in.finish io.out.finish <> io.in.finish
io.out.probe.ready := Bool(false) io.out.probe.ready := Bool(true)
io.out.release.valid := Bool(false) io.out.release.valid := Bool(false)
} }
object TileLinkIOWrapper { object TileLinkIOWrapper {
@ -484,7 +484,7 @@ class HeaderlessTileLinkIOWrapper extends TLModule {
io.out.acquire <> io.in.acquire io.out.acquire <> io.in.acquire
io.out.grant <> io.in.grant io.out.grant <> io.in.grant
io.out.finish <> io.in.finish io.out.finish <> io.in.finish
io.out.probe.ready := Bool(false) io.out.probe.ready := Bool(true)
io.out.release.valid := Bool(false) io.out.release.valid := Bool(false)
} }