Use Chisel 3 to build verilog on Travis
Chisel 3 can't build the C++ emulator, so we currently can't have direct support for testing RocketChip. We can at least test to see if the Verilog builds when run through Chisel 3, which this patch does.
This commit is contained in:
parent
cddfdf0929
commit
39cf945efb
@ -63,7 +63,7 @@ before_install:
|
|||||||
- export CXX=g++-4.8 CC=gcc-4.8
|
- export CXX=g++-4.8 CC=gcc-4.8
|
||||||
|
|
||||||
script:
|
script:
|
||||||
- make vsim-verilog -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
- make vsim-verilog -C regression CONFIG=$CONFIG TORTURE_CONFIG=default CHISEL_VERSION=3
|
||||||
- make fsim-verilog -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
- make fsim-verilog -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
||||||
- make emulator-ndebug -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
- make emulator-ndebug -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
||||||
- make emulator-asm-tests -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
- make emulator-asm-tests -C regression CONFIG=$CONFIG TORTURE_CONFIG=default
|
||||||
|
Loading…
Reference in New Issue
Block a user